Post-mapping Topology Rewriting for FPGA Area Minimization