Algorithms For Layout-Aware And Performance Model Driven Synthesis Of Analog Circuits