Power Constrained Performance Optimization In Chip Multi-Processors